A study of the effects of compiler-controlled speculation on instruction and data caches

نویسندگان

  • Roger A. Bringmann
  • Scott A. Mahlke
  • Wen-mei W. Hwu
چکیده

Compiler-controlled speculation has been shown to be effective in increasing instruction level parullelism (ILP) found in non-numeric programs. However, it is not clear the extent to which speculatively scheduled code may affect the instruction and data caches. In particular, the amount of time spent resolving cache mis.qes may be significant enough to prevent the more aggressitle speculation models from attaining their best potentialperformance results. The objective of this paper is to quantify these effects using aggressive zpeculntion models. Index terms instruction cache effects, data cache effects, compiler-controlled speculation, safe speculation, VLIW, superscalar

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Study of the E ects of Compiler-Controlled Speculation on Instruction and Data Caches

Compiler-controlled speculation has been shown to be e ective in increasing instruction level parallelism (ILP) found in non-numeric programs. However, it is not clear the extent to which speculatively scheduled code may a ect the instruction and data caches. In particular, the amount of time spent resolving cache misses may be signi cant enough to prevent the more aggressive speculation models...

متن کامل

A Study of the E ects of Compiler - Controlled Speculation onInstruction and Data

Compiler-controlled speculation has been shown to be eeec-tive in increasing instruction level parallelism (ILP) found in non-numeric programs. However, it is not clear the extent to which speculatively scheduled code may aaect the instruction and data caches. In particular, the amount of time spent resolving cache misses may be signiicant enough to prevent the more aggressive speculation model...

متن کامل

A Reliable Statistical Admission Control Strategy for Interactive Video-on-Demand Servers with Interval Caching

Multilayer VLSI Layout for Interconnection Networks p. 33 Message-Passing TPO++: An Object-Oriented Message-Passing Library in C++ p. 43 Specification of Performance Problems in MPI Programs with ASL p. 51 Reuse and Speculation Load Redundancy Removal through Instruction Reuse p. 61 Partial Resolution in Data Value Predictors p. 69 Compiler Techniques for Energy Saving in Instruction Caches of ...

متن کامل

Practical Precise Evaluation of Cache Effects on Low Level Embedded Vliw Computing

The introduction of caches inside high performance processors provides technical ways to reduce the memory gap by tolerating longmemory access delays. While such intermediate fast caches accelerate program execution in general, they have a negative impact on the predictability of program performances. This lack of performance stability is a non-desirable characteristic for embedded computing. W...

متن کامل

Compiler Controlled Cache Placement

This paper considers a novel approach for supporting parallel accesses to a data cache. We explore the possibility of explicitly managing cache accesses using a static compile-time analysis. First we perform a limit study on dynamic instruction traces to discover an upper bound on the amount of memory parallelism that is exploitable at compile time. Then we introduce compiler controlled split c...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1995